













<thesaurus> defect <and> test <and> circuit analysis



















Collection: ☒ Journals ☒ Conferences ☒ Standards

Your search matched **15** of **581173** documents.

15 are presented on this page, sorted by Score in descending order.

DOC TYPE	VIEW ISSUE TOC	VIEW FULL PAGE	VIEW CITATION
CNF			<p><u>A designer's view of chip test</u> <i>Anderson, T.L.</i> Test Conference, 1995. Proceedings., International , 1995 , Page(s): 292</p>
CNF			<p><u>A fault model and a test method for analog fuzzy logic circuits</u> <i>Weiner, S.</i> Test Conference, 1995. Proceedings., International , 1995 , Page(s): 282 -291</p>
CNF			<p><u>A comparison of test requirements, methods, and results for seven MCM products</u> <i>Flint, A.</i> Test Conference, 1995. Proceedings., International , 1995 , Page(s): 202 -207</p>
CNF			<p><u>Automatic computation of test length for pseudo-random memory tests</u> <i>van de Goor, A.J.</i> Memory Technology, Design and Testing, 1995., Records of the 1995 IEEE International Workshop on , 1995 , Page(s): 56 -61</p>
CNF			<p><u>Reducing the cost of circular built-in self-test by selective flip-flop replacement</u> <i>Sullivan, M.G.; Stroud, C.E.</i> AUTOTESTCON '95. Systems Readiness: Test Technology for the 21st Century. Conference Record , 1995 , Page(s): 486 -491</p>
CNF			<p><u>Non-intrusive built-in self-test for FPGA and MCM applications</u> <i>Russ, A.D.; Stroud, C.E.</i> AUTOTESTCON '95. Systems Readiness: Test Technology for the 21st Century. Conference Record , 1995 , Page(s):</p>

480 -485

- | | | | |
|-----|-------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| CNF |  |  | <u>Proceedings of European Design and Test Conference</u>
European Design and Test Conference, 1996. ED&TC 96.
Proceedings , 1996 |
| CNF |  |  | <u>Fast fault simulation for BIST applications</u>
<i>Chen-Pin Kung; Chun-Jieh Huang; Chen-Shang Lin</i>
Test Symposium, 1995., Proceedings of the Fourth Asian ,
1995 , Page(s): 93 -99 |
| CNF |  |  | <u>BIST with negligible aliasing through random cover circuits</u>
<i>Bogue, T.; Jurgensen, H.; Gossel, M.</i>
Design Automation Conference, 1995. Proceedings of the
ASP-DAC '95/CHDL '95/VLSI '95., IFIP International
Conference on Hardware Description Languages. IFIP
International Conference on Very Large Scale Integration.,
Asian and South Pacific , 1995 , Page(s): 223 -228 |
| CNF |  |  | <u>Using an FPGA based computer as a hardware emulator for
built-in self-test structures</u>
<i>Wieler, R.W.; Zhang, Z.; McLeod, R.D.</i>
Rapid System Prototyping, 1994. Shortening the Path from
Specification to Prototype. Proceedings., Fifth International
Workshop on , 1994 , Page(s): 16 -21 |
| CNF |  |  | <u>Effective march algorithms for testing single-order addressed
memories</u>
<i>van de Goor, A.; Zorian, Y.</i>
Design Automation, 1993, with the European Event in ASIC
Design. Proceedings. [4th] European Conference on , Feb.
1993 , Page(s): 499 -505 |
| CNF |  |  | <u>Weighted pseudorandom generation for built-in self-test</u>
<i>Favalli, M.; Ercolani, S.; Dalpasso, M.; Olivo, P.; Ricco, B.</i>
CompEuro '91. Advanced Computer Technology, Reliable
Systems and Applications. 5th Annual European Computer
Conference. Proceedings. , 1991 , Page(s): 572 -574 |
| PER |  |  | <u>Fault diagnosis in large analogue circuits based on hybrid
decomposition</u>
<i>Hatzopoulos, A.A.; Kontoleon, J.M.</i>
Circuits, Devices and Systems, IEE Proceedings G
Volume: 139 3 , June 1992 , Page(s): 311 -318 |
| PER |  |  | <u>Circular self-test path for FSMs</u>
<i>Corno, F.; Prinetto, P.; Reorda, M.S.</i>
IEEE Design & Test of Computers
Volume: 13 4 , Winter 1996 , Page(s): 50 -60 |
| PER |  |  | <u>The compiled logic simulator</u>
<i>Keller, B.L.; Carlson, D.P.; Maloney, W.B.</i>
IEEE Design & Test of Computers
Volume: 8 1 , March 1991 , Page(s): 21 -34 |

| [IEL Online Home](#) | [Search](#) | [Advanced Search](#) | [What's New](#) | [Help](#) | [Logout](#) |
| [FAQ's](#) | [Support](#) | [Comments](#) |

Copyright 1999 Institute of Electrical and Electronics Engineers. All rights reserved.